



Corres: and Mail
BOX AF

A 17/2823
#

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Kie Y. Ahn et al.

Title: BIPOLAR TRANSISTORS WITH LOW-RESISTANCE EMITTER CONTACTS

Docket No.: 303.466US1

Serial No.: 09/069,668

Filed: April 29, 1998

Due Date: October 21, 2000

Examiner: W. David Coleman

Group Art Unit: 2823

RECEIVED
OCT 27 2000
TC 2800 MAIL ROOM

Box AF

Commissioner for Patents

Washington, D.C. 20231


We are transmitting herewith the following attached items (as indicated with an "X"):

- X A return postcard.
- X A Response (3 Pages).
- X Petition for Extension of Time (1 pg.)
- X A check in the amount of \$110.00 to cover the Extension of Time Fee.

Please consider this a **PETITION FOR EXTENSION OF TIME** for sufficient number of months to enter these papers and please charge any additional required fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By: 
Atty. Eduardo E. Drake
Reg. No. 40,594

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Box AF, Commissioner for Patents, Washington, D.C. 20231, on this 23 day of October, 2000.

Name

Signature

Customer Number 21186

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

(GENERAL)

EXPEDITED PROCEDURE - EXAMINING GROUP 2823

S/N 09/069,668

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Kie Y. Ahn et al.

Examiner: W. David Coleman

Serial No.: 09/069,668

Group Art Unit: 2823

Filed: April 29, 1998

Docket: 303.466US1

Title: BIPOLAR TRANSISTORS WITH LOW-RESISTANCE EMITTER
CONTACTS

RESPONSE UNDER 37 C.F.R. § 1.116

Box AF
Commissioner for Patents
Washington, D.C. 20231

RECEIVED
OCT 27 2000
TC 2800 MAIL ROOM

REMARKS

This response addresses the Final Office Action mailed on June 21, 2000. Claims 1-30 and 32-39 are pending in this application. Of these, claims 29 and 30 have been allowed.

Applicant reserves the right to address any of the Examiner's tacit or explicit characterizations of the references to the extent the following remarks do not.

Response to §102 Rejections

The Examiner rejected claims 1-5, 7-28, and 32-39 under 35 U.S.C. §102(b) as anticipated by Takemura (U.S. Patent 5,587,326). However, applicant respectfully submits that Takemura fails to meet all the requirements of these claims.

For example, claim 1 requires "substituting metal for at least a portion of the polysilicon structure to produce a metal emitter contact entirely above the surface of the substrate at the emitter region position." In contrast, Takemura fails to make any form of substitution of metal for polysilicon. Instead, Takemura reports formation of a stack of polysilicon layer 23 and conductive film 22 over base region 19. After formation of the stack, Takemura reports implanting arsenic ions by ion implantation into polysilicon layer 23 and then use of thermal diffusion to drive the arsenic ions through the conductive film into the base region, forming emitter region 24. Takemura further reports forming electrodes 25a, 25b, and 25c after forming the emitter region. See column 4, lines 66 - column 5, line 17.

The Examiner contends that Takemura shows that "aluminum layer 25a is substituted for a portion of the emitter contact region to completely fill the hole." No textual support is cited for this contention, and indeed, there appears to be none for it. Accordingly, applicant respectfully requests reconsideration and withdrawal of the rejection of claim 1 and its dependents.

With the exception of claim 18 and its dependents, all the other rejected claims requires at least some substitution of metal for polysilicon. Accordingly, applicant respectfully requests reconsideration and withdrawal of the rejection of these claims.

Claim 18 requires "heating at least the deposited metal and the polysilicon structure to urge diffusion of the deposited metal into the polysilicon layer, with the doped diffusion barrier layer inhibiting diffusion of the deposited metal into the emitter region position of the transistor." Takemura, in contrast, reports use of thermal diffusion to drive arsenic ions implanted in its polysilicon layer through conductive film 22 into the base region to form emitter region 24, and then formation of electrodes 25a, 25b, and 25c atop the polysilicon layer. Thus, conductive film does not appear to be a diffusion barrier. Accordingly, the rejection of claim 18 and its dependents should also be withdrawn.

CONCLUSION

In view of the foregoing remarks, applicant respectfully requests reconsideration and withdrawal of the rejections. Moreover, applicant invites the Examiner to telephone its patent counsel Eduardo Drake at (612) 349-9593 to resolve or discuss any issues which may impede allowance of this application.

If necessary, please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

Respectfully submitted,

KIE Y. AHN ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 349-9593

Date

23 Oct. 2000

By

Eduardo E. Drake
Reg. No. 40,594

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to Box AF, Commissioner of Patents, Washington, D.C. 20231 on **October 23, 2000**.

Name

Signature